Computer Architecture

Lecture IV

Selected external x86 microprocessor elements
Interrupts

- Interrupts are used to communicate a computer system with external devices such as a keyboard, a printer, system timers, hard and floppy disk controllers, sound cards or graphics cards that need immediate handling.

- Interrupts were introduced in processor's architecture to avoid wasting processor time for so called polling loops i.e repeatedly sampling the status of all external devices connected to a computer system in order to check weather they need handling.

Keyboard press causing interrupt signal.

Main program

```
mov dx, 
sub cx, cx 
mov cl, StrLen 
mov si, OFFSET Buffer 
cmp Buffer, 10 
jne StrLoop 
inc si 
dec cx 
jb cx 
cmp BYTE PTR [si], 10 
ja 
inc si 
loop StrLoop 
```

Interrupt handler

```
pusha 
cmp ax, 0 
jne NumOverflow 
mov si, OFFSET MinStr 
mov di, OFFSET DestStr 
* 
* 
mov cx, 7 
cld 
rep movsb 
popa 
```

End of Interrupt handler: restore processor state and return to the next instruction of the interrupted program.
Intel 8259A Programmable Interrupt Controller

Intel 8259A Programmable Interrupt Controller is a circuit which controls interrupt handling.

Fig. 1. 8259A Pinout

Fig. 2. 8259A Block Diagram
Intel 8259A Programmable Interrupt Controller functional blocks

**INTERRUPT REQUEST REGISTER (IRR)**
- is used to store all the interrupt levels which are requesting service

**IN-SERVICE REGISTER (ISR)**
- it is used to store all the interrupt levels which are being serviced.

**INTERRUPT MASK REGISTER (IMR)**
- it is used to store the bits which mask the interrupt lines to be masked.

**PRIORITY RESOLVER**
This logic block determines the priorities of the interrupts.

**READ/WRITE CONTROL LOGIC**
The function of this block is to accept commands from the CPU, it also allows the status of the 8259A to be transferred onto the Data Bus.

**DATA BUS BUFFER**
Bidirectional 8-bit buffer used to interface the 8259A to the system Data Bus. Control words and status information are transferred through this buffer.
THE CASCADE BUFFER/COMPARATOR
This function block stores and compares the IDs of all 8259A's used in the system. The associated three I/O pins (CAS0-2) are outputs when the 8259A is used as a master and are inputs when the 8259A is used as a slave. As a master, the 8259A sends the ID of the interrupting slave device onto the CAS0±2 lines. The slave thus selected will send its preprogrammed subroutine address onto the Data Bus during the next one or two consecutive INTA pulses.

INT (INTERRUPT)
This output goes directly to the CPU interrupt input.

~INTA (INTERRUPT ACKNOWLEDGE)
INTA pulses will cause the 8259A to release interrupt subroutine address onto the data bus.

IR0 – IR7
Interrupt request lines.
Intel 8259A Programmable Interrupt Controller functional blocks

~CS (CHIP SELECT)
A LOW on this input enables the 8259A. No reading or writing of the chip will occur unless the device is selected.

~WR (WRITE)
A LOW on this input enables the CPU to write control words to the 8259A.

~RD (READ)
A LOW on this input enables the 8259A to send the status of the Interrupt Request Register (IRR), In Service Register (ISR), the Interrupt Mask Register (IMR) or the Interrupt level level onto the Data Bus.

~A0
This input signal is used in conjunction with WR and RD signals to write commands into the various command registers, as well as reading the various status registers of the chip. This line can be tied directly to one of the address lines.

~SP – if LOW a chip works in a slave mode when cascade of 8259A are used.
1. One or more of the INTERRUPT REQUEST lines (IR7±0) are raised high, setting the corresponding IRR bit(s).
2. The 8259A evaluates these requests, and sends an INT to the CPU, if appropriate.
3. The CPU acknowledges the INT and responds with an INTA pulse.
4. Upon receiving an INTA from the CPU the highest priority ISR bit is set and the corresponding IRR bit is reset. The 8259A will also release a CALL instruction code onto the 8-bit Data Bus through its D7±0 pins.
5. This CALL instruction will initiate two more INTA pulses to be sent to the 8259A from the CPU group.
6. These two INTA pulses allow the 8259A to release its preprogrammed subroutine address onto the Data Bus. The lower 8-bit address is released at the first INTA pulse and the higher 8-bit address is released at the second INTA pulse.
7. This completes the 3-byte CALL instruction released by the 8259A. In the AEOI mode the ISR bit is reset at the end of the third INTA pulse. Otherwise, the ISR bit remains set until an appropriate EOI command is issued at the end of the interrupt sequence.
Fig. 3. 8259A system setup in a cascade mode
Intel 8259A Programmable Interrupt Controller devices

PC/XT Architecture

IRQ0 – Intel 8253 or Intel 8254 Programmable Interval Timer
IRQ1 – Intel 8042 keyboard controller
IRQ2 – not assigned in PC/XT; cascaded to slave 8259 INT line in PC/AT
IRQ3 – 8250 UART serial port COM2 and COM4
IRQ4 – 8250 UART serial port COM1 and COM3
IRQ5 – hard disk controller in PC/XT; Intel 8255 parallel port LPT2 in PC/AT
IRQ6 – Intel 82072A floppy disk controller
IRQ7 – Intel 8255 parallel port LPT1 / spurious interrupt

PC/AT Architecture

IRQ8 – real-time clock (RTC)
IRQ9 – no common assignment
IRQ10 – no common assignment
IRQ11 – no common assignment
IRQ12 – Intel 8042 PS/2 mouse controller
IRQ13 – math coprocessor
IRQ14 – hard disk controller 1
IRQ15 – hard disk controller 2
Keyboard press causing interrupt signal.

System timer interrupt handler has a higher priority so it interrupts keyboard interrupt handler.

End of System Timer Interrupt handler: restore processor state and return to the next instruction of the interrupted program.

End of Keyboard Interrupt handler: restore processor state and return to the next instruction of the interrupted program.
Interrupt Controller is programmed by sending to its Data Buffer special control words **ICW\(n\)** (Initialization Control Word no. \(n\)) and **OCW\(n\)** (Operational control word no. \(n\)). The most commonly used OCW is OCW2 which enables interrupt priority setup and general interrupt handling.

**Fig. 4. 8259A OCW2 format**

- If SL bit is set take L2, L1 and L0 bits into consideration otherwise do not take those bits into consideration
- If R bit is set perform suitable priority rotation
Interrupt Controller Data Buffer is located at system port 20h. For example to send OCW2 to request an IRQ5 to have a lowest priority one can use C++ command: `outp(0x20, 0xC5);` where **20h** is the port number in which the Data Buffer is located at and **C5h** is the OCW2 command saying „set the lowest priority for IRQ5 and rotate all other priorities“ i.e. IRQ6 will have a highest priority, the next highest priorities will be for IRQ7, IRQ0, IRQ1, IRQ2, IRQ3 and IRQ4. Next example sends OCW2 to inform Interrupt Controller that the interrupt procedure is about to be finished by sending non-specificic **EOI** (End of Interrupt) command to a controller: `outp(0x20, 0x20);`

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**中断号**

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
</tr>
</tbody>
</table>

**中断优先级**

- **最低优先级**
- **最高优先级**

**中断编号**

- **中断前**
- **中断后**

**中断号**

- **中断前**
- **中断后**
## Interrupt handlers

Interrupt handler is a procedure which is called by the processor each time an interrupt occurs. Every interrupt has its own number (do not confuse it with a hardware IRQ number) and an interrupt vector associated with it. Interrupt vectors are situated at address 0000:0000 each has 4 bytes in length and stores the address of a suitable interrupt handler. Interrupt numbers along with their usage is shown below:

<table>
<thead>
<tr>
<th>Interrupt Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00h - 01h</td>
<td>Exception Handlers</td>
</tr>
<tr>
<td>02h</td>
<td>Non-Maskable IRQ (Parity Errors)</td>
</tr>
<tr>
<td>03h - 07h</td>
<td>Exception Handlers</td>
</tr>
<tr>
<td>08h</td>
<td>Hardware IRQ0</td>
</tr>
<tr>
<td>09h</td>
<td>Hardware IRQ1</td>
</tr>
<tr>
<td>0Ah</td>
<td>Hardware IRQ2</td>
</tr>
<tr>
<td>0Bh</td>
<td>Serial Comms. COM2/COM4</td>
</tr>
<tr>
<td>0Ch</td>
<td>Serial Comms. COM1/COM3</td>
</tr>
<tr>
<td>0Dh</td>
<td>Reserved/Sound Card</td>
</tr>
<tr>
<td>0Eh</td>
<td>Floppy Disk Controller</td>
</tr>
<tr>
<td>0Fh</td>
<td>Parallel Comms.</td>
</tr>
<tr>
<td>10h - 6Fh</td>
<td>Software Interrupts</td>
</tr>
<tr>
<td>70h</td>
<td>Real Time Clock</td>
</tr>
<tr>
<td>71h</td>
<td>Redirected IRQ2</td>
</tr>
<tr>
<td>72h</td>
<td>Reserved</td>
</tr>
<tr>
<td>73h</td>
<td>Reserved</td>
</tr>
<tr>
<td>74h</td>
<td>PS/2 Mouse</td>
</tr>
<tr>
<td>75h</td>
<td>Math's Co-Processor</td>
</tr>
<tr>
<td>76h</td>
<td>Hard Disk Drive</td>
</tr>
<tr>
<td>77h</td>
<td>Reserved</td>
</tr>
<tr>
<td>78h - FFh</td>
<td>Software Interrupts</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Interrupt handlers

One can override original interrupt handler by his/her own procedure by changing the address of an suitable interrupt handler in a interrupt vector table. For example to change a keyboard interrupt handler to our own procedure we have to write the address of our handler to a 09h-th index of the interrupt vector table. Typical C++ code for doing so is shown below:

```c++
void interrupt (* OldKeyboardHandler)(...); //a variable for preserving original keyboard handler address

void interrupt OurKeyboardHandler(...) //our new keyboard handler
{
    asm sti //enable other interrupts
    OldKeyboardHandler(); //call original keyboard handler
    //to handle key press
    //make some operations specific
    outp(0x20,0x20); //to our new handler
    //send EOI to the interrupt controller
}

void main() //main program function
{
    OldKeyboardHandler = getvect(0x09); //save original keyboard handler address
    setvect(0x09, OurKeyboardHandler); //set new keyboard handler address to our new routine
    //make some program operations
    setvect(0x09, OldKeyboardHandler); //restore original handler prior to ending the program
}
Thank you for today's lecture.